The 8253 Timer

D7 - D0

RD

WR

CS

A1

A0

CLK0

GATE0

OUT0

CLK1

GATE1

OUT1

CLK2

GATE2

OUT2

Data is communicated 8 bits at a time

2 address lines = 4 internal registers:

00 Counter 0

01 Counter 1

10 Counter 2

11 Control Word

Previous slide

Next slide

Back to first slide

View graphic version